

FIG. 1

202




FIG. 2




FIG. 3A




FIG. 3B




FIG. 3C




FIG. 3D




FIG. 3E




FIG. 3F




FIG. 3G




FIG. 3H




FIG. 4A





FIG. 4B






FIG. 7




FIG. 8A





FIG. 8B






FIG. 10




FIG. 11 Timing Recovery





FIG. 12


1300



4-state 1-step trellis (runs at a clock rate equal to the symbol rate)

FIG. 13

1400



4-state M-step trellis (runs at a clock rate equal to $1/M$ of the symbol rate)

FIG. 14




FIG. 15A




FIG. 15B




FIG. 15C




FIG. 15D




FIG. 16 Systolic Implementation of Rooted Trellis Computation




FIG. 17 Overall Block Diagram of Parallel Viterbi Processor




FIG. 18